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SoC Integration
• Digitally equalized 1-GS/s 6-b low-power ADC for UWB radio
• Prototype implemented in 130-nm digital CMOS with 1.2-V supply
Chip layout (2×2 mm 2)
The analog world meets digital processing at the ADC… It is the most prominent and widely used 
mixed-signal circuit in today’s integrated mixed-signal circuit designs. The ADC is also a useful vehicle 
for identifying advantages and limitations of future technologies with respect to system integration. 
• Today’s deep submicron technology is problematic for ASICs
– Cost of fabrication facilities and mask making has increased significantly
– Physical effects are increasingly critical for power, reliability and speed
– Design complexity is high
• An alternative: FPGA
– Short total turnaround time
– No or very low NRE (none-recurring engineering) cost
– Field-reprogrammable for upgrade and bug fix
– Suitable for low/medium volume production and prototyping applications
• CAD challenges for multi-million gate FPGAs
– Synthesis with complicated clocking and timing constraints
– Synthesis for power reduction, e.g., glitch power and leakage power
– Process variation-aware synthesis
• Design challenges for future FPGAs
– 3D integration
– CMOS/Nanomaterial hybrid FPGAs
– Fault tolerance
Project Goal:  To demonstrate the benefits in power consumption 
and BER offered through the use of Error Correction Coding in the 
context of high-speed backplane I/O signaling (~5Gb/s).
I/O Link Specs:
• 5Gb/s data rate.
• BER < 10-15 (post FEC).
• 10”, 20”, 34” channel lengths.
• Power < 5mW/Gb/s.
• 0.18µm RF-CMOS process.
• 1st tape-out in 2007.
• Circuits research at UIUC: devices to systems
• Overarching themes are 
– power minimization 
– adapting to and exploiting nanoscale technology
• Charge exchange occurs 
between materials with 
dissimilar electron affinities
• Static discharges are 
unavoidable during IC 
manufacutring, system 
assembly, product use.
• Typical current waveform at an 
IC pin during an ESD event is 
shown to the right.
• Such high currents cannot be 
handled by nanoscale
transistors.
• On-chip ESD protection circuits 
must be used.
• UIUC research on protection 
circuit design, modeling and 
test.
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Low Noise Amplifier for UWB
 Device technology scaling into nanometer region   
has enabled CMOS design for RF Front End. 
 “All CMOS” design gives low-cost chips for next
generation broadband wireless access: 4G
 Nano-scale CMOS designs pose an extreme             
challenge: trade-off power efficiency, noise and  
linearity.
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• Modern complex ICs (nano-scale, 
billions of transistors) cannot be 
designed without computer-aided 
design (CAD) software.
• Sample CAD research at UIUC:
– Lithography-aware CAD 
– Chip-level wiring
– Board-level wiring
– Chip planning 
– Layout verification
– CAD for low power design
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